

Features

- Very high speed: 45 ns
- Temperature ranges:
 - Industrial: -40 °C to +85 °C
- Wide voltage range: 2.2 V to 3.6 V
- Pin compatible with CY62128DV30
- Ultra low standby power
 - Typical standby current: 1 μA
 - Maximum standby current: 4 μA
- Ultra low active power
 - Typical active current: 1.3 mA at f = 1 MHz
- Easy memory expansion with \overline{CE}_1 , CE_2 , and \overline{OE} features
- Automatic power-down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Offered in Pb-free 32-pin SOIC, 32-pin thin small outline package (TSOP) Type I, and 32-pin shrunk thin small outline package (STSOP) packages

Functional Description


The CY62128EV30 is a high performance CMOS static RAM module organized as 128K words by 8-bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption when addresses are not toggling. Placing the device in standby mode reduces power consumption by more than 99 percent when deselected (\overline{CE}_1 HIGH or CE_2 LOW). The eight input and output pins (I/O_0 through I/O_7) are placed in a high impedance state when the device is deselected (\overline{CE}_1 HIGH or CE_2 LOW), the outputs are disabled (\overline{OE} HIGH), or a write operation is in progress (CE_1 LOW and CE_2 HIGH and WE LOW).

To write to the device, take chip enable (\overline{CE}_1 LOW and CE_2 HIGH) and write enable (WE) inputs LOW. Data on the eight I/O pins is then written into the location specified on the address pin (A_0 through A_{16}).

To read from the device, take chip enable (\overline{CE}_1 LOW and CE_2 HIGH) and output enable (\overline{OE}) LOW while forcing write enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

For a complete list of related resources, [click here](#).

Logic Block Diagram



Contents

Pin Configuration	3	Ordering Information	12
Product Portfolio	3	Ordering Code Definitions	12
Maximum Ratings	4	Package Diagrams	13
Operating Range	4	Acronyms	16
Electrical Characteristics	4	Document Conventions	16
Capacitance	5	Units of Measure	16
Thermal Resistance	5	Document History Page	17
AC Test Loads and Waveforms	5	Sales, Solutions, and Legal Information	19
Data Retention Characteristics	6	Worldwide Sales and Design Support	19
Data Retention Waveform	6	Products	19
Switching Characteristics	7	PSoC [®] Solutions	19
Switching Waveforms	8	Cypress Developer Community	19
Truth Table	11	Technical Support	19

Pin Configuration

Figure 1. 32-pin STSOP pinout [1]




Figure 2. 32-pin TSOP I pinout [1]





Figure 3. 32-pin SOIC pinout [1]



Product Portfolio

Product	Range	V _{CC} Range (V)			Speed (ns)	Power Dissipation					
						Operating I _{CC} (mA)				Standby I _{SB2} (µA)	
						f = 1 MHz		f = f _{max}			
Min	Typ ^[2]	Max	Typ ^[2]	Max	Typ ^[2]	Max	Typ ^[2]	Max			
CY62128EV30LL	Industrial	2.2	3.0	3.6	45	1.3	2.0	11	16	1	4

Notes

- NC pins are not connected on the die.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature	-65 °C to +150 °C
Ambient temperature with power applied	-55 °C to +125 °C
Supply voltage to ground potential [3, 4]	-0.3 V to $V_{CC(max)}$ + 0.3 V
DC voltage applied to outputs in high Z State [3, 4]	-0.3 V to $V_{CC(max)}$ + 0.3 V

DC input voltage [3, 4]	-0.3 V to $V_{CC(max)}$ + 0.3 V
Output current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

Operating Range

Device	Range	Ambient Temperature	V_{CC} [5]
CY62128EV30LL	Industrial	-40 °C to +85 °C	2.2 V to 3.6 V

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	45 ns (Industrial)			Unit
			Min	Typ [6]	Max	
V_{OH}	Output HIGH voltage	$I_{OH} = -0.1$ mA	2.0	–	–	V
		$I_{OH} = -1.0$ mA, $V_{CC} \geq 2.70$ V	2.4	–	–	V
V_{OL}	Output LOW voltage	$I_{OL} = 0.1$ mA	–	–	0.4	V
		$I_{OL} = 2.1$ mA, $V_{CC} \geq 2.70$ V	–	–	0.4	V
V_{IH}	Input HIGH voltage	$V_{CC} = 2.2$ V to 2.7 V	1.8	–	$V_{CC} + 0.3$ V	V
		$V_{CC} = 2.7$ V to 3.6 V	2.2	–	$V_{CC} + 0.3$ V	V
V_{IL}	Input LOW voltage	$V_{CC} = 2.2$ V to 2.7 V	-0.3	–	0.6	V
		$V_{CC} = 2.7$ V to 3.6 V	-0.3	–	0.8	V
I_{IX}	Input leakage current	$GND \leq V_I \leq V_{CC}$	-1	–	+1	μ A
I_{OZ}	Output leakage current	$GND \leq V_O \leq V_{CC}$, output disabled	-1	–	+1	μ A
I_{CC}	V_{CC} operating supply current	$f = f_{max} = 1/t_{RC}$	–	11	16	mA
		$f = 1$ MHz	–	1.3	2.0	mA
I_{SB1} [7]	Automatic CE power-down current – CMOS inputs	$\overline{CE}_1 \geq V_{CC} - 0.2$ V, $CE_2 < 0.2$ V $V_{IN} \geq V_{CC} - 0.2$ V, $V_{IN} \leq 0.2$ V $f = f_{max}$ (address and data only), $f = 0$ (\overline{OE} and \overline{WE}), $V_{CC} = 3.60$ V	–	1	4	μ A
I_{SB2} [7]	Automatic CE power-down current – CMOS inputs	$\overline{CE}_1 \geq V_{CC} - 0.2$ V, $CE_2 < 0.2$ V $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} < 0.2$ V, $f = 0$, $V_{CC} = 3.60$ V	–	1	4	μ A

Notes

- $V_{IL(min)}$ = -2.0 V for pulse durations less than 20 ns.
- $V_{IH(max)}$ = $V_{CC} + 0.75$ V for pulse durations less than 20 ns.
- Full device AC operation assumes a 100 μ s ramp time from 0 to $V_{CC(min)}$ and 200 μ s wait time after V_{CC} stabilization.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.
- Chip enables (CE_1 and CE_2) must be at CMOS level to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

Capacitance


Parameter ^[8]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz, V _{CC} = V _{CC(typ)}	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter ^[8]	Description	Test Conditions	32-pin TSOP I	32-pin SOIC	32-pin STSOP	Unit
θ _{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	33.01	48.67	32.56	°C/W
θ _{JC}	Thermal resistance (junction to case)		3.42	25.86	3.59	°C/W

AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms



Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Note

8. Tested initially and after any design or process changes that may affect these parameters.


Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[9]	Max	Unit
V_{DR}	V_{CC} for data retention		1.5	–	–	V
I_{CCDR} ^[10]	Data retention current	$V_{CC} = 1.5\text{ V}$, $\overline{CE}_1 \geq V_{CC} - 0.2\text{ V}$ or $CE_2 \leq 0.2\text{ V}$, $V_{IN} \geq V_{CC} - 0.2\text{ V}$ or $V_{IN} \leq 0.2\text{ V}$	–	–	3	μA
t_{CDR} ^[11]	Chip deselect to data retention time		0	–	–	ns
t_R ^[12]	Operation recovery time		45	–	–	ns

Data Retention Waveform

Figure 5. Data Retention Waveform^[13]



Notes

9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25\text{ }^\circ\text{C}$.
10. Chip enables (CE_1 and CE_2) must be at CMOS level to meet the $I_{SB1} / I_{SB2} / I_{CCDR}$ spec. Other inputs can be left floating.
11. Tested initially and after any design or process changes that may affect these parameters.
12. Full device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \geq 100\text{ }\mu\text{s}$ or stable at $V_{CC(min)} \geq 100\text{ }\mu\text{s}$.
13. \overline{CE} is the logical combination of CE_1 and CE_2 . When CE_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when CE_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH.

Switching Characteristics

Over the Operating Range

Parameter ^[14, 15]	Description	45 ns (Industrial)		Unit
		Min	Max	
Read Cycle				
t_{RC}	Read cycle time	45	–	ns
t_{AA}	Address to data valid	–	45	ns
t_{OHA}	Data hold from address change	10	–	ns
t_{ACE}	\overline{CE} LOW to data valid	–	45	ns
t_{DOE}	\overline{OE} LOW to data valid	–	22	ns
t_{LZOE}	\overline{OE} LOW to low Z ^[16]	5	–	ns
t_{HZOE}	\overline{OE} HIGH to high Z ^[16, 17]	–	18	ns
t_{LZCE}	\overline{CE} LOW to low Z ^[16]	10	–	ns
t_{HZCE}	\overline{CE} HIGH to high Z ^[16, 17]	–	18	ns
t_{PU}	\overline{CE} LOW to power-up	0	–	ns
t_{PD}	\overline{CE} HIGH to power-down	–	45	ns
Write Cycle ^[18, 19]				
t_{WC}	Write cycle time	45	–	ns
t_{SCE}	\overline{CE} LOW to write end	35	–	ns
t_{AW}	Address setup to write end	35	–	ns
t_{HA}	Address hold from write end	0	–	ns
t_{SA}	Address setup to write start	0	–	ns
t_{PWE}	\overline{WE} pulse width	35	–	ns
t_{SD}	Data setup to write end	25	–	ns
t_{HD}	Data hold from write end	0	–	ns
t_{HZWE}	\overline{WE} LOW to high Z ^[16, 17]	–	18	ns
t_{LZWE}	\overline{WE} HIGH to low Z ^[16]	10	–	ns

Notes

14. \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH.
15. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of $V_{CC(typ)}/2$, input pulse levels of 0 to $V_{CC(typ)}$, and output loading of the specified I_{OL}/I_{OH} as shown in the [Figure 4 on page 5](#).
16. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
17. t_{HZOE} , t_{HZCE} , and t_{HZWE} transitions are measured when the output enter a high impedance state.
18. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
19. The minimum write pulse width for WRITE Cycle No.3 (\overline{WE} Controlled, \overline{OE} LOW) should be sum of t_{HZWE} and t_{SD} .

Switching Waveforms

Figure 6. Read Cycle 1 (Address Transition Controlled) [21, 22]





Figure 7. Read Cycle No. 2 ($\overline{\text{OE}}$ Controlled) [22, 23, 24]



Notes

20. The internal write time of the memory is defined by the overlap of $\overline{\text{WE}}$, $\overline{\text{CE}} = V_{\text{IL}}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
21. The device is continuously selected. $\overline{\text{OE}}$, $\text{CE}_1 = V_{\text{IL}}$, $\text{CE}_2 = V_{\text{IH}}$.
22. $\overline{\text{WE}}$ is HIGH for read cycle.
23. $\overline{\text{CE}}$ is the logical combination of $\overline{\text{CE}}_1$ and CE_2 . When $\overline{\text{CE}}_1$ is LOW and CE_2 is HIGH, $\overline{\text{CE}}$ is LOW; when $\overline{\text{CE}}_1$ is HIGH or CE_2 is LOW, $\overline{\text{CE}}$ is HIGH.
24. Address valid before or similar to $\overline{\text{CE}}_1$ transition LOW and CE_2 transition HIGH.

Switching Waveforms (continued)

Figure 8. Write Cycle No. 1 (\overline{WE} Controlled) [25, 26, 27, 28]





Figure 9. Write Cycle No. 2 (\overline{CE}_1 or \overline{CE}_2 Controlled) [25, 26, 27, 28]




Notes

- 25. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 26. \overline{CE} is the logical combination of \overline{CE}_1 and \overline{CE}_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is LOW, \overline{CE} is HIGH.
- 27. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
- 28. If \overline{CE}_1 goes HIGH or \overline{CE}_2 goes LOW simultaneously with \overline{WE} HIGH, the output remains in high impedance state.
- 29. During this period, the I/Os are in output state. Do not apply input signals.

Switching Waveforms (continued)

Figure 10. Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW) [30, 31, 33]



Notes

30. \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH.

31. If \overline{CE}_1 goes HIGH or CE_2 goes LOW simultaneously with \overline{WE} HIGH, the output remains in high impedance state.

32. During this period, the I/Os are in output state. Do not apply input signals.

33. The minimum write pulse width for WRITE Cycle No.3 (\overline{WE} Controlled, \overline{OE} LOW) should be sum of t_{HZWE} and t_{SD} .

Truth Table

\overline{CE}_1	\overline{CE}_2	\overline{WE}	\overline{OE}	Inputs/Outputs	Mode	Power
H	X ^[34]	X	X	High Z	Deselect/power-down	Standby (I_{SB})
X ^[34]	L	X	X	High Z	Deselect/power-down	Standby (I_{SB})
L	H	H	L	Data out	Read	Active (I_{CC})
L	H	L	X	Data in	Write	Active (I_{CC})
L	H	H	H	High Z	Selected, outputs disabled	Active (I_{CC})

Note


34. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62128EV30LL-45SXI	51-85081	32-pin 450-Mil SOIC (Pb-free)	Industrial
	CY62128EV30LL-45ZXI	51-85056	32-pin TSOP Type I (Pb-free)	
	CY62128EV30LL-45ZAXI	51-85094	32-pin STSOP (Pb-free)	


Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions



Package Diagrams

Figure 11. 32-pin Molded SOIC (450 Mil) S32.45/SZ32.45, 51-85081



DIMENSIONS IN INCHES[MM] MIN. MAX.


PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

PART #	
S32.45	STANDARD PKG.
SZ32.45	LEAD FREE PKG.

51-85081 *E

Package Diagrams (continued)


Figure 12. 32-pin TSOP I (8 × 20 × 1.0 mm) Z32, 51-85056



51-85056 *G

Package Diagrams (continued)

Figure 13. 32-pin Small TSOP (8 × 13.4 × 1.2 mm) ZA32, 51-85094



51-85094 *G

Acronyms

Acronym	Description
$\overline{\text{BHE}}$	Byte High Enable
$\overline{\text{BLE}}$	Byte Low Enable
$\overline{\text{CE}}$	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
$\overline{\text{OE}}$	Output Enable
SOIC	Small Outline Integrated Circuit
SRAM	Static Random Access Memory
STSOP	Shrunk Thin Small Outline Package
TSOP	Thin Small Outline Package
$\overline{\text{WE}}$	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY62128EV30 MoBL [®] , 1-Mbit (128 K × 8) Static RAM				
Document Number: 38-05579				
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	285473	See ECN	PCI	New data sheet.
*A	461631	See ECN	NXR	<p>Changed status from Preliminary to Final.</p> <p>Removed 35 ns speed bin related information in all instances across the document.</p> <p>Removed "L" version of CY62128EV30 related information in all instances across the document.</p> <p>Removed Reverse TSOP I package related information in all instances across the document.</p> <p>Updated Electrical Characteristics:</p> <p>Changed typical value of I_{CC} parameter from 8 mA to 11 mA corresponding to Test Condition "f = f_{max}".</p> <p>Changed maximum value of I_{CC} parameter from 12 mA to 16 mA corresponding to Test Condition "f = f_{max}".</p> <p>Changed maximum value of I_{CC} parameter from 1.5 mA to 2.0 mA corresponding to Test Condition "f = 1 MHz".</p> <p>Changed typical value of I_{SB2} parameter from 0.5 μA to 1 μA.</p> <p>Changed maximum value of I_{SB2} parameter from 1 μA to 4 μA.</p> <p>Updated AC Test Loads and Waveforms:</p> <p>Updated Figure 4:</p> <p>Changed value of AC Test load Capacitance from 50 pF to 30 pF.</p> <p>Updated Data Retention Characteristics:</p> <p>Changed maximum value of I_{CCDR} parameter from 1 μA to 3 μA corresponding to Test Condition "LL".</p> <p>Updated Switching Characteristics:</p> <p>Changed minimum value of t_{LZOE} parameter from 3 ns to 5 ns for 45 ns speed bin.</p> <p>Changed minimum value of t_{LZCE} parameter from 6 ns to 10 ns for 45 ns speed bin.</p> <p>Changed maximum value of t_{HZCE} parameter from 22 ns to 18 ns for 45 ns speed bin.</p> <p>Changed minimum value of t_{PWE} parameter from 30 ns to 35 ns for 45 ns speed bin.</p> <p>Changed minimum value of t_{SD} parameter from 22 ns to 25 ns for 45 ns speed bin.</p> <p>Changed minimum value of t_{LZWE} parameter from 6 ns to 10 ns for 45 ns speed bin.</p> <p>Updated Ordering Information.</p>
*B	464721	See ECN	NXR	Updated Logic Block Diagram .
*C	1024520	See ECN	VKN	<p>Added final Automotive-A and Automotive-E information in all instances across the document.</p> <p>Updated Electrical Characteristics:</p> <p>Added Note 7 and referred the same note in I_{SB2} parameter.</p> <p>Updated Data Retention Characteristics:</p> <p>Added Note 10 and referred the same note in I_{CCDR} parameter.</p> <p>Updated Ordering Information.</p>
*D	2257446	See ECN	NXR	<p>Updated Maximum Ratings:</p> <p>Changed the Maximum rating of "Ambient Temperature with Power Applied" from 55 °C to +125 °C to -55 °C to +125 °C.</p>
*E	2702841	05/06/2009	VKN / PYRS	<p>Updated Switching Characteristics:</p> <p>Updated description of t_{PD} parameter.</p> <p>Updated Ordering Information (Added -45SXA part).</p>
*F	2781490	10/08/2009	VKN	Updated Ordering Information (Included "CY62128EV30LL-45ZAXA" part).

Document History Page (continued)

Document Title: CY62128EV30 MoBL®, 1-Mbit (128 K × 8) Static RAM				
Document Number: 38-05579				
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*G	2934428	06/03/10	VKN	Updated Truth Table : Added Note 34 and referred the same note in 'X' in " \overline{CE}_1 " and " CE_2 " columns. Updated Package Diagrams . Updated to new template.
*H	3026548	09/12/2010	AJU	Updated Pin Configuration . Added Ordering Code Definitions . Added Acronyms and Units of Measure . Minor edits.
*I	3115909	01/06/2011	RAME	Separated Automotive and Industrial parts from this data sheet. Removed Automotive related information in all instances across the document.
*J	3292906	06/25/2011	AJU	Updated Functional Description : Removed the Note "For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com website." and its reference. Updated Package Diagrams . Updated to new template.
*K	4499499	09/11/2014	MEMJ	Updated Switching Characteristics : Added Note 19 and referred the same note in "Write Cycle". Updated Switching Waveforms : Added Note 33 and referred the same note in Figure 10 . Updated Package Diagrams : spec 51-85081 – Changed revision from *C to *E. spec 51-85056 – Changed revision from *F to *G. spec 51-85094 – Changed revision from *F to *G. Updated to new template. Completing Sunset Review.
*L	4581542	11/27/2014	VINI	Updated Functional Description : Added "For a complete list of related resources, click here ." at the end. Updated Maximum Ratings : Referred Notes 3, 4 in "Supply voltage to ground potential".
*M	4920942	09/15/2015	VINI	Updated to new template. Completing Sunset Review.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.